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Abstract
This article proposes new transformer-less step-up/down and step-up DC–DC topolo-
gies providing numerous merits such as less voltage stress on capacitors, lower duty-cycle,
and higher voltage conversion ratio compared to other DC–DC converters. The proposed
converters are extendible by benefiting from several switched-capacitors, making it possi-
ble to transfer more power from the converter. The proposed structures are more suitable
for modern applications in which it is desirable to achieve high voltage gains by using
non-extreme duty-cycles. For proving the analysis and claims, the detailed comparison and
experimental results are presented. In the experiments, the dynamic performance of the
proposed converters is also validated.
1 INTRODUCTION
Among various types of DC–DC converters, structures with
step-up/down capability are of the most popular ones in many
industrial applications like renewable energy source (RES) appli-
cations [1]. Step-up/down converters like Zeta, Cuk, and Sepic
are suitable for power applications since they can generate a high
voltage at the output even in the existence of a small input volt-
age [2]. However, these structures also have some serious draw-
backs. These days, numerous modern applications are needing
a steep voltage step-down/up at the converter output which
cannot be achieved by the mentioned converters. Additionally,
these converters use an extreme value of duty-cycle to generate a
high voltage conversion ratio, but this can cause many problems
like decreased efficiency, increased cost for the control system,
malfunctions at high frequencies, and also hindrances for tran-
sient response [3]. For overcoming these problems, there are
three major solutions:
∙ Using a transformer along with these converters
∙ Cascading these converters with each other
∙ Developing modified/new converter structures
As mentioned, converters can be used along with a trans-
former. However, it is not a desirable solution due to the
increased volume, cost, losses, and voltage stress on primary
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side elements. Besides, cascading the conventional converters
is also an unfavourable solution since it drastically decreases the
total efficiency. As the third solution, researchers have presented
many modified versions of these conventional converters. In
[3], embedding some simple step-up/-down blocks in conven-
tional converters makes it possible to produce more desirable
voltage gains with smaller conduction losses and decreased size
of the inductors. In [4], a modified step-up/down structure is
presented for renewable applications with advantages such as
increased voltage gain and efficiency as well as reduced input
current ripple compared to the Sepic converter. In [5], a single-
switch buck-boost topology is introduced with a high step-up
voltage conversion ratio and low voltage stress on switches. In
[6, 7], two switched-capacitor based extendible converters are
developed which are capable of providing higher voltage gain in
comparison to the conventional topologies. However, in these
converters, the more the voltage gain increases, the more the
number of passive components increases, which is undesirable.
In [8], a modified high gain structure is presented, providing
high efficiency and low switching voltage stress. In [9], the Cuk
converter is modified in a way that mitigates the parasitic effect
and voltage drop of its components. Also, in [10], a modified
Sepic-based converter topology is developed, capable of provid-
ing higher voltage gain and less voltage stress on its power com-
ponents as compared with conventional topologies. Switched-
capacitor (SC) topologies are also one of the most popular types
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of DC–DC converters used in a wide range of applications
[11, 12]. These converters have the same operating principles
including two modes of charging and discharging for a group
of interconnected capacitors. Up to now, many SC topologies
have been developed and presented for various industrial appli-
cations [13]. Generally, the most popular conventional SC con-
verters are charge pump type multilevel modular, Marx genera-
tor type voltage multiplier, and generalized multilevel type struc-
tures [14]. These topologies suffer from serious drawbacks such
as remarkable switching losses and large size [15]. So far, sev-
eral switching methods have been developed like the switch-
ing method [14] which can significantly mitigate the switching
losses by using very small stray inductors. Also, some studies
have tried to overcome the mentioned problems by develop-
ing new topologies. For instance, in [16], a new step-up SC
structure is developed, providing many merits such as decreased
cost, reduced control complexity, fewer components, less volt-
age stress on components, and smaller size over conventional
structures. A new type of step-up/down DC–DC converters is
introduced in [17–19] that can provide high voltage gains by low
duty-cycles. These converters impose lower voltage stresses on
capacitors as compared with other topologies. In [20], a bidi-
rectional SC-based DC–DC structure with high voltage gains is
introduced, benefiting from low component power rating, fewer
switching devices, and low output capacitance requirement. In
[21], a multilevel DC–DC power conversion system with mul-
tiple DC sources is presented, which enables changing the out-
put voltage continuously and is suitable for high-temperature
operations. In [22], a new high step-up non-isolated DC–DC
converter is developed based on diode–capacitor cells, provid-
ing some merits such as lower voltage stress on switches and
also having modularity. Moreover, in [23], a step-up SC-based
converter with a high conversion ratio is introduced for RES
applications like photovoltaic (PV) systems. This converter has
advantages like high voltage gain, low voltage stress, and con-
tinuous input current. In [24], a high step-up DC–DC converter
with high power density for RES applications is presented. This
converter also benefits from lower voltage stress on switches,
recycled energy of the leakage inductor, and eliminated inrush
current. In [25], a high gain switched-inductor/capacitor-based
DC–DC converter is presented for PV applications that can
recycle the energy in its loss-less passive components, achiev-
ing a high voltage gain and improved efficiency. Having fewer
ripples, lower power loss, and smooth continuous current are
other advantages of the converter of [25]. In [26], a step-up DC–
DC converter is presented to provide a higher gain with smaller
turn ratios. This converter has a smaller size and also higher effi-
ciency compared to other converters.
Since one of the applications of the proposed converters can
be RES applications, in the following, some of the DC–DC
converters developed for these applications are presented. In
[27], a new topology of DC–DC converter is introduced for
renewable system applications. In [28], a step-up pulse width
modulation DC–DC converter is introduced which has some
advantages such as providing a continuous input current and
also generating high voltage gain using a low duty ratio. In [29],
a new non-isolated DC–DC converter with high voltage gain
is developed for RES applications. The converter has a higher
efficiency and a lower switching voltage stress than the conven-
tional converters models which were analysed. In [30], a new
single switch converter with high step-up convention ratio and
less voltage strain on the switch is introduced that consists of
a voltage tripler and a sepic boost converter. In [31], a study is
conducted on the modelling, dynamic analysis, and simulation
of the bidirectional DC–DC boost-buck power converter used
for RES applications. The switching sequence applies diverse
duty-ratios in both input and output stages that leads to obtain-
ing fully regulated system variables. In [32], a new high-gain
step-up converter is developed for solar applications based on
PSOL topology. This structure can provide higher voltage gains
and impose lower voltage stress on its switches and diodes.
In this article, new SC DC–DC converter topologies with
expansion ability are proposed. The proposed converters can
provide higher voltage gain, reduced value of duty-cycle, and
lower voltage stress on the components in comparison to previ-
ously mentioned topologies in the same operating class. These
converters employ multiple SC cells in their structures, which
makes it possible to transfer more energy from the converter
input to its output. This leads to obtaining very high volt-
age gains with non-extreme duty-cycles and low voltage stress
on the SCs. Consequently, compared to other topologies, the
proposed topologies are more appropriate for modern appli-
cations with high power and voltage ratings. They can be uti-
lized for regulating (increasing/decreasing) the output voltage
of RES generation units such as solar and wind generation units.
Besides, the proposed Cuk-based converters can also extract the
maximum power from RESs like solar panels since their input
current is continuous. To prove the analysis and claims, thor-
ough comparisons and experiments are presented.
This article is organized as follows. In Section 2, the proposed
converter topologies are introduced and analysed. Then, Sec-
tion 3 compares the proposed and previously introduced con-
verters. The experimental results are given in Section 4. In Sec-
tion 5, the conclusion is presented.
2 PROPOSED SC CONVERTER
TOPOLOGIES
Here, the proposed converters are presented and discussed.
These converters have two operational modes. In Table 1, the
operational characteristics of the proposed converters, including
charging/discharging modes of the components and switching
states of the switches and diodes, are listed.
2.1 Proposed SC Cuk-based topology
Figure 1(a) presents the proposed SC step-up Cuk-based DC–
DC converter which is composed of one constant DC voltage
(Vin), one filtering capacitors (CO), n SCs (C1,…,Cn), two cou-
pled inductors (L1 and L2), one pure-resistive load (R), (2n-1)
power switches (T1,…, Tn, and S1,…, Sn-1) and (n+2) diodes
(D1, D2, … Dn+2), where n is the number of SC cells. Like
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TABLE 1 Operational characteristics of the proposed converters
Proposed non-hybrid converters Proposed hybrid converters
Mode 1 Switching states ON (T1,…, Tn) and Dn+2 (T1,…, Tn), Dn+2, D’1 and D’3
OFF (S1,…, Sn-1), (D1,…, Dn) and Dn+1 (S1,…, Sn-1), (D1,…, Dn), Dn+1 and D’2
Charging modes Charge L1 and L2 L11, L12 and L2
Discharge C1,…, Cn C1,…, Cn
Mode 2 Switching states ON (S1,…, Sn-1), (D1,…, Dn) and Dn+1 (S1,…, Sn-1), (D1,…, Dn), Dn+1 and D’2
OFF (T1,…, Tn) and Dn+2 (T1,…, Tn), Dn+2, D’1 and D’3
Charging modes Charge C1,…, Cn C1,…, Cn
Discharge L1 and L2 L11, L12 and L2
conventional step-up/down converters such as Zeta, Cuk, and
SEPIC, the proposed converter also has two operation modes.
In Figure 1, these operation modes are presented. Figure 1(b)
shows the first mode where the T switches and the diode Dn+2
are ON while the rest of the switches and diodes are OFF.
In this mode, the inductors are in charging mode, and all the
SCs are discharged. Figure 1(c) shows the mode 2 where the T
switches and the diode Dn+2 are not closed. Here, the diodes
D1, D2, … Dn+1 and the S switches are conducting. Also,
the inductors and the SCs are charged. As a matter of fact, in
ideal-state, the average voltage of an inductor in one full cycle is
zero. Thus, in the proposed converter, the voltage balances on
the inductors give:
DVin − (1 − D)
[
Vin −VCk] = 0 (1)
D(nVCk −Vout ) − (1 − D)
[
VCk −Vout ] = 0 (2)
In the above equations, D, VCk, Vin and Vout respectively rep-
resent the duty-cycle, voltage across the SC cell (k), and input
and output voltages of the converter. Note that the voltages of
SCs are similar (VC1=VC2=….=VCn) since they have similar
sizes and charging currents. By solving Equations (1) and (2),
the voltage gain of the converter is attained as follows:
G1 =
||||VoutVin |||| = (n − 1)D + 11 − D for 0 < D < 1 (3)




Vin for k = 1, 2, .., n (4)
In the following, the components of the converter are sized.








VL1dt + iL1(0) (5)
Considering t = DT where T is the periodic time of
switching pulses, Equation (5) can be transformed as
follows:










in which iL1−min and iL1−max denote the minimum and
maximum values of the inductor current. Also, ΔiL1is the
inductor current ripple. The periodic time is obtained by
T = (1∕ fs )where fs is the switching frequency. Thus, the










In Equation (8), the inductor current ripple is denoted byΔi2.
Since the SCs are the same, their charging and discharging
currents are also similar, resulting in the identical voltages that
















By solving Equation (10) and considering Io = (Vout∕R)and
ΔVCk = VCk−max −VCk−min, the size of SCs can be obtained
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FIGURE 1 (a) Proposed SC Cuk-based topology; and its (b) operational




1 + (n − 1)D
]
D
(1 − D)ΔVCk fsR
Vin (11)
According to Figure 1 and Table 1, the capacitor CO is charged
for T ∕2 with average current of ΔiL2∕4. Thus, by doing the
same procedure done for sizing Ck, the size of the filtering
FIGURE 2 CCM and DCM boundaries of the proposed Cuk converter
when fs = 25kHz and D = [0.1–0.9] for the inductor (a) L1 and (b) L2







Generally, the proposed Cuk-based SC converter should oper-
ate in continuous condition mode (CCM). To this end, each of
the inductors L1 and L2 must be sized with consideration of
the following conditions:
L1 ≥ (1 − D)
2VinR
2 fs (1 + (n − 1)D)
2Vo
(13)
L2 ≥ D(n − 1)VinR2 fsVo (14)
where, R denotes the load resistance. By using the above
equations, CCM and DCM (discontinuous condition
mode) boundaries of the proposed SC converter for
both of the inductors are calculated and presented in
Figure 2.
In the following, the power losses of components are cal-
culated. Generally, the total power loss of a switching device
includes two parts: conduction losses and switching losses.
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Thus, the total power losses of the switch T1 can be written as:
PT 1(total ) = PT 1(c ) + PT 1(s) (15)
in which PT1(c) and PT1(s) respectively represent the conduction
and switching losses. Also, its current is given as:
iT 1(t ) =
⎧⎪⎨⎪⎩
[




Io t ∈ (0, DT ]
0 t ∈ [DT, T )
(16)
By (16), the switch conduction power loss is obtained as:






















where,rT is the internal equivalent resistance of the switches.
Since the voltage stress on the switch T1 in OFF state is equal









ton + to f f
)
(18)
where, ton and toff respectively denote the on- and off-transients
of the switch.
According to Figure 1 and Table 1, the switches T2, T3,… and
Tn are in series and only conducting in mode 2 where their cur-
rents are equal to the average output current (IO). Thus, similar
to Equations (15)–(18), by considering that their voltage stress
is VCk in OFF state, their total power loss can be expressed as:








ton + to f f
)
(19)
Generally, the S switches in conducting mode have similar cur-







But, their OFF-state voltage stresses are unequal as follows:
VS j = jVCn for j = 1, 2,… , (n − 1) (20)
Accordingly, their total power loss is obtained as follows:








(n − 1)D + 1
) (
ton + to f f
)
(21)
The current and voltage of the diodes D1, D2, … and Dn-1
are similar to the S switch located in the same SC cell.
Thus, the conduction power loss of these diodes is gained by
Equation (22).


















where, VDand rDrespectively denote the equivalent voltage
drop and equivalent resistance of the diodes. Besides, the
switching power loss of these diodes can be obtained by Equa-
tion (21).




(n − 1)D + 1
) (
ton + to f f
)
(23)
where,tonand to f f are the diodes on- and off-transients. So, the
total power loss of each diode can be acquired as:
PD j = PD(ct ) + PD j (s) (24)
Similarly, the total power loss of the diodes Dn, Dn+1, and Dn+2
are respectively obtained by Equations (25)–(27).
PDn =





















(n − 1)VCkIo fs
6
(









ton + to f f
)
(27)
Also, the inductors power losses can be obtained as:
PL1 = RL1
(








where, (PL1, RL1) and (PL2, RL2) are respectively the power loss
and equivalent internal resistance of the inductors L1 and L2.
The SCs current can be expressed below:
iCk(t ) =
⎧⎪⎨⎪⎩
−Io t ∈ (0, DT ][
(n − 1)D + 1
n(1 − D)
]
Io t ∈ [DT, T )
(30)
By using Equation (30), the RMS value of the SCs’ current is
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FIGURE 3 Proposed hybrid SC Cuk-based converter
in which RCkis the equivalent resistance of SCs. As already men-
tioned, the average current of CO is equal to ΔiL2∕4. Thus, by















where, RCo denotes the equivalent internal resistance of this
capacitor. As a result, the total power loss can be acquired as:
PTot = PCo + nPCk +
2∑
1

















where, Po is the converter output power.
2.2 Proposed hybrid SC Cuk-based topology
Figure 3 shows the proposed hybrid step-up Cuk-based SC
structure. As seen, this converter is developed by adding the
block Up3 of [3] to the proposed Cuk-based structure in Fig-















FIGURE 4 Proposed SC Zeta-based converter
FIGURE 5 Proposed hybrid SC Zeta-based converter
2.3 Proposed SC Zeta-based topology
In Figure 4, the proposed step-up/down SC Zeta-based struc-





2D + (n − 2)D2
1 − D
(37)






2.4 Proposed hybrid SC Zeta-based
topology
In Figure 5, the proposed hybrid step-up/down Zeta-based SC
topology is presented. As shown, this converter is acquired by
using the block Up3 of [3] in the proposed Zeta-based struc-
ture presented in Figure 4. It in turn gives a higher voltage
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3D + (2n − 3)D2
1 − D
(39)







Here, the proposed converters are thoroughly compared with
previously introduced ones. In Table 2, the major specifications
of the converters are listed. As seen, there are two types of
topologies: extendible and non-extendible. In some cases, the
proposed converters with n= 1 are compared with conventional
converters without expansion ability.
3.1 Number of power components
Here, all of the topologies are compared in terms of the number
of passive components and the total number of components.
Initially, the topologies without expansion capability are
checked. As seen in Table 2, among non-extendible topologies,
along with conventional Zeta, Sepic, and Cuk converters and
the converter of [28], the proposed Cuk- and Zeta-based SC
converters (n = 1) employ the fewest number of passive com-
ponents. Besides, the proposed hybrid SC Zeta- and Cuk-based
converters (n = 1) share the second place in the fewest number
of passive components along with hybrid converters of [3] and
the converter of [8, 9, 29]. In the case of the total number of
the components, after the conventional converters and the con-
verters of [9, 28], the proposed SC Zeta- and Cuk-based con-
verter (n = 1) employ the fewest number of total components
in step up/down and step up converters respectively. Generally,
the proposed topologies for n = 1 use a less or similar num-
ber of total components in comparison to others. It should be
noted that the converters of and [30, 32] employ the highest
total numbers of components, 17 and 15, respectively.
It should be noted here that the non-extendible converters
need to be cascaded to provide a high voltage gain in contrast
to the proposed converters. This means that these converters
need more components compared with the proposed ones. For
instance, to obtain the voltage gain of 40 with a non-extreme
duty-cycle (about 0.9), the proposed SC Cuk-based converter
with n = 4 needs seven passive components and total compo-
nents of 20. However, to generate the same voltage gain, four
3rd order boost converter with D = 0.89 should be cascaded,
increasing the needed passive components to 12 and total num-
ber of components to 24. Similarly, it is needed to cascade four
conventional Cuk converter to generate G = 40 with D = 0.91,
leading to employ 16 passive components where the total
number of components is 24. Thus, for generating very high
FIGURE 6 Number of passive components of extendible converters
voltage gains with non-extreme duty-cycles, the proposed con-
verters can be considered one of the best options.
In the following, a thorough comparison between the pro-
posed converters and other extendible structures is presented.
In Figure 6, the topologies with expansion ability including the
proposed ones are compared in terms of the number of passive
components. As seen, the proposed non-hybrid converters and
the non-hybrid step-up/down converters presented in [17–19]
have the minimum number of passive components. The pro-
posed hybrid converters and the hybrid topologies of [17–19]
employ a similar number of passive components and share the
second place. Moreover, compared to the converters of [6, 7],
the proposed topologies have excessively fewer passive compo-
nents, making them much more cost-, weight- and size-effective.
Additionally, it is seen in Table 2 that the proposed convert-
ers with expansion capability have an equal or similar number
of total components in comparison with the other extendible
structures.
3.2 Voltage conversion ratio (voltage gain)
In Figure 7(a), voltage conversion ratios of various structures
without expansion ability, and the proposed ones with n = 1 are
compared. As seen, the proposed SC hybrid Cuk-based struc-
ture (n = 1), hybrid Cuk topology with Up2 block, and con-
verters of and [8, 29] can produce the highest voltage gain for
all duty-cycles. Besides, for D < 0.4, the proposed Cuk-based
converter (n = 1) along with the converters of [4, 9] have the
second place in providing the highest voltage gain; for D > 0.4,
the proposed hybrid Zeta-based converter (n = 1) is placed in
the second place. It should be noted that the proposed Cuk-
/Zeta-based converters generate higher voltage gains than the
conventional Sepic, Cuk, and Zeta converters.
The voltage gains of the extendible topologies are compared
in Figure 7(b) by considering n = 5. As seen, the proposed
hybrid SC Cuk-based converter shows a close or similar per-
formance at the start compared with the converter of [6]. But,
for D> 0.45, the proposed converter surpasses the converter of
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FIGURE 7 Comparing voltage gains between proposed converters and
others (a) without expansion ability (n = 1) (b) with expansion ability (n = 5)
[6] and provides the highest voltage gain. Besides, for D > 0.6,
the proposed hybrid SC Zeta converter possesses the second-
highest voltage gain. Also, as clearly seen, the non-hybrid pro-
posed SC Cuk-based converter shows a more desirable perfor-
mance as compared to other extendible topologies presented in
[17–19].
By considering Figure 7(a,b), it is evidently seen that the volt-
age conversion ratios of the previously introduced converters
without expansion ability are much lower than those of pro-
posed extendible ones. Besides, this difference in their voltage
gains will get larger by increasing n.
Consequently, the proposed topologies are suitable for mod-
ern industrial applications requiring high voltage gains.
3.3 Voltage stress on capacitors
Here, the maximum voltage stresses on the SCs of diverse struc-
tures are compared. To this end, the parameter VRC (ratio of the
maximum voltage stress on SCs to the converter output voltage)
FIGURE 8 Comparing voltage stress on SCs of converters





where, VCk[max] and Vout respectively present the maximum
voltage of the SCs and the converter output voltage. Since
the compared converters generate different voltage gains at
the same duty-cycles, the intended comparison only can be
done just by calculating VRC for different duty-cycles [19]. Fig-
ure 8 shows the obtained VRC values of different structures for
D ∈ [0.05, 0.09], and n = 1 and n = 10. As seen, the proposed
non-hybrid and hybrid SC Zeta-based topologies respectively
have the lowest voltage stress on their SCs. Then, the proposed
SC Cuk-based converters share the second place with the step-
up/down Zeta-derived converters presented in [17–19]. More-
over, the voltage stress on the SCs of the proposed converters
with n= 1 is lower than that of the conventional non-extendible
converters. Also, note that by boosting the parameter n from 1
to 10, the voltage stress of SCs remarkably decreases for the pro-
posed SC converters. In other words, for providing high voltage
gains, the proposed structures are the most desirable ones.
3.4 Voltage stress on power switches
In the following, a thorough comparison is presented for the
voltage stress on the power switches of diverse structures. To
this end, according to [19], the ratio of the maximum volt-
age stress of the switches to the converter output voltage is
ABBASI ET AL. 11







where, Vsw[max] denotes the maximum voltage stress of the
power switches. Figure 9 shows the curve of VRsw for differ-
ent converters by regarding the number of SC cell (n) and duty-
cycle (D) as the variables. It should be noted that the maximum
voltage stress of the switch T1 is presented in this section since
the average current of this switch is higher current compared
to that of other switches. As seen, among all the converters,
the proposed hybrid and non-hybrid SC Cuk-based converters
(n = 10) can impose the lowest voltage stress on their switches.
The proposed hybrid SC Zeta-based converter is placed in the
third place after the Cuk converters of [17, 18]. As seen, the pro-
posed converters are capable of providing lower voltage stress
than other non-extendible topologies. In other words, the more
the parameter n increases, the more the switches voltage stress
decreases. Note that, even by considering n = 1, the proposed
converters provide lower voltage stress on switches as com-
pared with conventional structures like Cuk, Zeta, and hybrid
Zeta/Cuk Up3.
3.5 Voltage stress on diodes
Here, the voltage stresses of the diodes in different structures
including the proposed ones are compared. Similar to Sec-
tions 3.3 and 3.4, the ratio of the maximum voltage stress of
FIGURE 10 Comparing voltage stress on diodes of converters





where, Vd[max] denotes the maximum voltage stress of the
diodes. In Figure 10, the parameter VRd for different convert-
ers are calculated and shown. As seen, among all the compared
converters, the proposed hybrid and non-hybrid SC Cuk-based
converters (n = 1) provide the lowest voltage stress on their
diodes. Among the expandable converters, the proposed hybrid
and non-hybrid SC Cuk-based converters have the least volt-
age stresses on their diodes. Moreover, the proposed hybrid and
non-hybrid SC Zeta-based converters are placed in the second
and third places among the expandable ones. As seen, the pro-
posed converters provide lower voltage stress on their diodes
compared to other extendible and non-extendible topologies.
As a rule, the larger parameter n would lead to the more volt-
age stress reduction on diodes. Note that, even by considering
n = 1, the proposed converters can provide lower voltage stress
on switches.
3.6 Efficiency
Figure 11 presents the efficiencies of different topologies for
various output powers. Here, the number of SCs (n) is equal to
2. The proposed structures can provide close or better efficien-
cies as compared with the others. As seen, among the proposed
converters, the proposed SC Cuk-/Zeta-based converters pro-
vide the highest efficiencies after the conventional Zeta, con-
ventional Cuk and the step up/down Zeta- and Cuk-based con-
verters of [17–19].
As mentioned previously, the conventional topologies need
an extreme duty-cycle to produce very high voltage conver-
sion ratios, which in turn imposes very high voltage stress on
the components and thus increases the costs. To provide such
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FIGURE 11 Comparing efficiencies of different converters
a voltage gain with desirable duty-cycles, these converters can
be used in cascaded structures. However, this can apply heavy
penalties on the total efficiency of the cascaded converter since
the total efficiency is acquired by multiplying the efficiencies
of all the m converters used in cascaded structures (𝜂total =
𝜂1 × … . × 𝜂m). As seen in Figure 11, cascading the converters
with each other significantly reduces the total efficiency, which
is not desirable.
3.7 Current stress on SCs, diodes and
switches
In this section, the maximum current stress on the compo-
nents of different SC-based step-up/down and step-up struc-
tures including the proposed converters are compared. To have
a precise and fair comparison, this comparison is performed for
all converters under the same operating conditions, that is, sim-
ilar input voltage (100 V) and output voltage (356 V) and load
(251Ω). Table 3 lists the maximum current stress on different
components of SC cells of the compared converters. It should
be noted that in this table, T and S switches respectively are
responsible for discharging and charging the SCs of these SC-
based converters. Based on the results, it is evident that the low-
est maximum current stress on the SCs belongs to the proposed
Cuk-based SC converter. Besides, the proposed Zeta-based SC
converter takes the second place along with the Zeta-based step-
up/down converters of [17–19]. In addition, in terms of the
maximum current stress on the T switches, all of the converters
have a very close performance. Besides, in the rest of the results,
the performances of the proposed converters are acceptable as
compared to other circuits.
In summary, compared to other SC-based converters, the
proposed converters are able to show desirable performances
and impose an acceptable current stress on their components.
To gain a better understanding of the comparisons, all the
results are summarized and listed in Table 4. In all the compar-
TABLE 3 Maximum current stress on the components of the SC cells in
different converters including the proposed SC converters
Maximum current stress on the components
Structure SCs Diodes T switches S switches
SC step-up/down Zeta
converter of [17]
8.6A 6.7A 1.94A 6.7A
SC step-up/down Cuk
converter of [17]
9.2A 6.2A 1.97A 6.2A
SC step-up/down Zeta
converter of [18]
8.62A 7A 1.98A 5.7A
SC step-up/down Cuk
converter of [18]
9.3A 6.7A 2.08A 4.91A
SC converter of [19] 8.7A – 2.1A 6.5A
Proposed Cuk-based SC
converters
6.86A 7.03A 2.1A 7.03A
Proposed Zeta-based
converters
8.6A 7.2A 2.05A 7.2A
ison categories, the proposed topologies are the best structures
or among the best ones. In summary, the proposed topologies
are the superior ones in comparison to the other converters. The
proposed SC converters have a fewer number of passive com-
ponents and can provide higher voltage conversion ratios in low
duty-cycles. This means that there is no need for a very fast and
costly control system. Besides, the proposed structures impose
lower voltage stress on their components and also offer close
or higher efficiencies as compared with others. Besides, the pro-
posed converters impose desirable current stress on their com-
ponents used in their SC-cells. Therefore, the proposed con-
verter topologies have a clear and strong superiority over other
topologies, especially in modern high power rated applications
requiring high voltage gains.
4 EXPERIMENTAL RESULTS
Here, thorough experimental results of the proposed SC Zeta-
based and Cuk-based converters are presented to validate their
performance. Several experiments have been performed for
each converter. First, the performances of the proposed con-
verters are evaluated for two different duty-cycles. Then, their
dynamic performance is validated by applying a step-change in
their input voltage while they are equipped with open-loop and
closed-loop control systems.
In all the experiments, the number of SCs (n) and switching
frequency (fs) are respectively considered to be 2 and 25 kHz.
In Figure 12, the experimental set-ups of the converters are
shown. In these circuits, MOSFETs (47N60C), TLP250 drivers,
and ultra-fast diodes (UG12) are employed. In the following
sub-sections, before the experimental results, the components
of the converters are calculated and sized. Note that the pro-
posed hybrid converters are obtained by adding the block Up3
to the non-hybrid ones. Thus, by validating the performances of
the proposed non-hybrid converters with the experiments, the
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TABLE 4 The qualitative results of the comparison
Comparison
parameters Structure type Qualitative Best converters
Total number of
passive components
Non-extendible Proposed SC Cuk converter (n=1)> Proposed SC Zeta converter (n=1)=
Cuk=Zeta=Sepic < Proposed SC Hybrid Cuk/Zeta converters (n=1)=
Hybrid Zeta/Cuk with Up2/Up3 < [4] < [10]
Proposed SC Cuk-based
converter
Extendible Proposed SC Zeta-/Cuk-based converters= [19]= non-hybrid step-up/down
converters of [18, 17] <Proposed SC hybrid Cuk/Zeta
converters=non-hybrid step-up/down converters of [17, 18] < [6] < [7]
Proposed SC Zeta- and
Cuk-based converters, [19],
non-hybrid step-up/down
converters of [18, 17]
Voltage conversion
ratio (Voltage gain)
Non-extendible For D<0.45: Proposed SC Hybrid Cuk converter (n=1)= Cuk Up2= [8]=[29]
> Proposed SC Cuk-based converter (n=1)= [4]= [9] > Proposed Hybrid
SC Zeta converter(n=1) > Proposed SC Zeta converter (n=1)= Zeta Up2 >
Cuk/Zeta Up3 > Cuk= Zeta= Sepic
Proposed hybrid SC Cuk-based
converter, Hybrid Cuk Up2,
[8], [29]
For D>0.45: Proposed Hybrid SC Cuk converter (n=1)= Cuk Up2= [8]=[29]
> Proposed Hybrid SC Zeta converter (n=1) > Cuk Up2 > Cuk/Zeta Up3
> Proposed SC Cuk-/Zeta converters > Cuk=Zeta=Sepic
Proposed hybrid SC Cuk-based
converter, Hybrid Cuk Up2,
[8], [29]
Extendible For D<0.45: Proposed SC hybrid Cuk converter (n=5), [6] > Proposed SC Cuk
converter (n=5)= [7] > Proposed SC hybrid Zeta converter (n=5) >
Proposed SC Zeta converter (n=5)= Step-up/down Cuk of [17] & [18] >
Step-up/down Zeta converters of [17, 18, 19]
Proposed hybrid SC Cuk-based
converter, [6]
For D>0.45: Proposed SC hybrid Cuk converter (n=10) > Proposed SC hybrid
Zeta converter (n=10) > Hybrid Zeta converters of [17,18] > [6] >
Proposed SC Cuk converter (n=10)=[7] > non-hybrid up/down Cuk of
[17,18]> Proposed SC Zeta converter (n=10) > [19]= Non-hybrid
step-up/down Zeta of [17, 18]




Non-extendible For D<0.4: Proposed SC Hybrid & non-hybrid Cuk converter (n=1)< Cuk
Up3 < Proposed Hybrid SC Zeta converter(n=1) < Proposed SC
Zeta-based converter (n=1) < Cuk= Zeta= Sepic = Zeta Up3
Proposed SC Hybrid &
non-hybrid Cuk converter
For 0.4<D<0.5: Proposed SC Hybrid & non-hybrid Cuk converter (n=1)<
Proposed Hybrid SC Zeta converter(n=1) < Proposed SC Zeta-based
converter (n=1) < Cuk Up3 < Cuk= Zeta= Sepic = Zeta Up3
Proposed SC Hybrid &
non-hybrid Cuk converter
For D>0.5: Proposed SC Hybrid & non-hybrid Cuk converter (n=1)<
Proposed Hybrid SC Zeta converter(n=1) < Proposed SC Zeta-based
converter (n=1) < Cuk= Zeta= Sepic = Zeta Up3 < Cuk Up3
Proposed SC Hybrid &
non-hybrid Cuk converter
Extendible Proposed SC Hybrid & non-hybrid Cuk converter (n=10)< Proposed Hybrid
SC Zeta converter(n=10) < Proposed SC Zeta-based converter (n=10) <
converters of [18] & [19] < non-hybrid step-up/down Zeta- & Cuk-based
converters of [17]






Proposed hybrid & non-hybrid SC Cuk converters (n=10) < Step-up/down
Cuk converters of [17, 18] < Proposed hybrid SC Zeta converter (n=10) <
Hybrid Zeta of [17, 18] < Proposed SC Zeta converter (n=10) < [19]=
Step-up/down Zeta of [17, 18] < Cuk Up2 < Proposed hybrid and
non-hybrid Cuk converters (n=1), Zeta Up2 < Proposed hybrid Zeta
converter(n=1) < Proposed Zeta converter(n=1) < Zeta= Cuk= Sepic=
Zeta/Cuk Up3> [32]






Proposed SC Zeta converter (n=10) < Proposed hybrid SC Zeta converter
(n=10) < Proposed hybrid & non-hybrid SC Cuk converters (n=10)= [19]=
Step-up/down Zeta converters of [17, 18] < Hybrid step-up/down Zeta of
[17, 18] < Step-up/down Cuk converters of [17, 18] < Zeta Up2 < [10] <
Proposed Zeta converter (n=1) < Cuk up 2=[30]=[8]=[29] <Proposed
hybrid Zeta converter(n=1) < Proposed hybrid/non-hybrid Cuk





Cuk≃Zeta≃Step-up/down Zeta converters of [17, 18] ≃Proposed SC
Zeta/Cuk converters > [19]≃ Step-up/down Cuk converter of [18]>
Proposed hybrid SC Cuk/Zeta converters > Hybrid step-up/down
Zeta/Cuk converters of [17] > Hybrid step-up/down Zeta/Cuk converters
of [18]> 3 cascaded Zeta≃3 cascaded Cuk > 2 Cascaded Zeta Up2 > 2
Cascaded Zeta Up2 > 2 Cascaded Cuk Up2 > [14]
Cuk, Zeta, Step-up/down Zeta
converters of [17, 18],
Proposed SC Zeta- and
Cuk-based converters
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FIGURE 12 Experimental circuits of the proposed SC (a) Zeta-based
topology (b) Cuk-based topology
performances of the proposed hybrid ones will be automatically
proved. So, the experiments of the proposed hybrid converters
will be omitted here.
4.1 Results of the proposed SC Cuk
topology
In the first experiment, the input and output voltages are con-
sidered to be 25 and 225 V. Thus, the voltage gain is equal to 9.
By using Equation (3), the duty-cycle is calculated (D = 80%).
Based on Equations (7) and (8) and considering ΔiL1,2 ≤ 30%,
L1 and L2 should be respectively sized as more than 189𝜇H
and 1.7 mH . Hence, their sizes are selected as:L1 = 200𝜇H
andL2 = 2 mH . For sizing the capacitors, the maximum voltage
ripple is assumed to be 10%. Under this condition and based
on Equation (11), the SCs should be more than 3.5𝜇F . Thus,
5𝜇F capacitors are used in the experiment. Moreover, accord-
ing to Equation (12), the size of the filtering capacitor is chosen
as 1𝜇F . The parameters used for this experiment are listed in
Table 5.
In Figure 13, the results of the first experiment of the pro-
posed SC Cuk converter are presented. As seen, there are two
pulses (VGT and VGS) to control the switches. By applying Vin
=25 V when D =0.8, the proposed converter can generate
VO=224 V which is desirable. Besides, both of the SCs (C1 and
C2) are successfully charged to 124 V with acceptable voltage
ripples. Furthermore, in this figure, voltages of the switches and
diodes are presented. The voltages across the switches T1 and T2
TABLE 5 Specifications used for first experiment of proposed Cuk
converter
Parameters Symbol Values
Input voltage Vin 25 V
Output voltage Vout 225 V
Output power Pout 301 W
Switched capacitors C1,2 5𝜇F
Filtering capacitor CO 1𝜇F
First inductor L1 200𝜇H
Second inductor L2 2 mH
Load R 168Ω
Duty cycle D 80%
TABLE 6 Specifications of the second experiment of proposed Cuk
converter
Parameters Symbol Values
Input voltage Vin 80 V
Output voltage Vout 320 V
Output power Pout 512 W
Switched capacitors C1,2 5𝜇F
Filtering capacitor CO 1𝜇F
First inductor L1 850𝜇H
Second inductor L2 3 mH
Load R 200Ω
Duty cycle D 60%
(VT1 and VT2) are the same, with the maximum value of 131 V.
In addition, the maximum voltage of switch S1 (VS1) is about
130 V. The diodes also have desirable voltages (VD1, VD2, VD3,
and VD4). The voltages of the diodes D1 and D3 are the same
(VD1=VD3). It is obvious that, based on the results, all switch-
ing devices follow the switching pattern defined for them. In the
end, the currents of the inductors L1 and L2 (IL1 and IL2) are
presented which are plausible in terms of both continuity and
value.
In the second experiment, the input and output voltages are
considered to be 80 and 320 V (voltage gain=4). So, the duty-
cycle is obtained equal to 60% according to Equation (3). Similar
to the calculations done for the first experiment, by considering
maximum allowable ripples of the voltages of the capacitors and
the inductors current equal to 10% and 30%, the sizes of L1,
L2, Ck, Co should be respectively sized as more than 800 𝜇H ,
3 mH , 1.9𝜇F and0.2 𝜇F . Under these conditions, the param-
eters listed in Table 6 were selected and used for the second
experiment of the proposed Cuk-based converter.
In Figure 14, the results of the second experiment of the pro-
posed SC Cuk converter are presented. As seen, there are two
pulses (VGT and VGS). By applying Vin = 80 V when D = 0.6,
the proposed converter can successfully generate VO = 318.1 V.
Besides, the capacitors C1 and C2 are successfully charged to
about 199 V. Moreover, the voltage waveform of the switches
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FIGURE 13 Experimental results of the proposed SC Cuk-based
converter for D = 80%
S1, T1 and T2 and the diodes D1, D2, D3 and D4 are pre-
sented which are all desirable. As seen, the switches T1 and
T2 and the diodes D1 and D3 have similar voltages (VT1=VT3
and VD1=VD3) which their maximum values are approximately
equal to those of the voltages of the switch S1 and the diode D4
FIGURE 14 Experimental results of the proposed SC Cuk-based
converter for D = 60%
(about |212 V|). Also, as seen, the voltage stress on the diode
D2 is also desirable (about −423 V). Finally, in Figure 14, the
current waveform of the inductors (IL1 and IL2) are shown. As
seen, they are completely acceptable in terms of both continuity
and value.
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FIGURE 15 Simple block diagram of the closed-loop control system
designed for regulating the output voltage of the proposed converters
In the following, the performance of the proposed SC Cuk-
based converter equipped with open-loop and closed-loop con-
trollers is studied by step changing the input voltage from 80
to 60 V. Figure 15 shows the simple closed-loop control system
used in this section. This control system can regulate the output
voltage of the converter under the input voltage changes. As
seen, the output voltage is measured and compared with its ref-
erence value, and new switching pulses are generated if there is
any difference between the measured and reference values. The
parameters employed in this experiment are given in Table 6.
Please note that the initial duty-cycle for the following experi-
ments is considered as 0.63.
In Figure 16, the experimental results of the converter with
and without the closed-loop controller are presented under the
pre-defined step-change in the input voltage. As seen in Fig-
ure 16(b), even by changing the input voltage (from 80 to 60 V)
shown in Figure 16(a), the converter with an open-loop con-
troller maintains its stability, and its output voltage is decreased
from 352 to 264 V. Besides, the voltages across the capacitor
C1 is also shown which is desirable. As expected, this voltage
changes from 215 to 162 V by applying the step change.
In Figure 16(c), the experimental results of the converter
equipped with the closed-loop controller are presented under
the mentioned step change. As seen, the converter can generate
the desired output voltage (352 V) without losing its stability.
The voltages of the SC (C1) is favourable since it decreases from
215 to 205 V.
Consequently, the proposed SC Cuk-based converter with
and without the closed-loop control system has a desirable
dynamic performance since it maintains stable operation and
provides the desired output voltage successfully under the
defined step change.
4.2 Results of the proposed SC Zeta
topology
For the first experiment of this converter, 25 and 200 V are con-
sidered as the input and output voltages, giving the voltage gain
of 8. According to Equation (15), the duty-cycle is obtained as
80%. Similar to Equations (5)–(12), sizes of the capacitors and








(n − 3)D − (n − 2)D2 + 1
]
(1 − D)ΔiL1 fs
Vin (45)
FIGURE 16 Experimental results of the proposed SC Cuk converter
with step change in input voltage (a) input voltage (b) the results with
open-loop control system (c) the results with close-loop control system
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TABLE 7 Specifications of the first experiment of proposed Zeta
converter
Parameters Symbol Values
Input voltage Vin 25 V
Output voltage Vout 200 V
Output power Pout 300 W
Switched capacitors C1,2 5𝜇F
Filtering capacitor CO 1𝜇F
First inductor L1 200𝜇H
Second inductor L2 1.5 mH
Load R 133Ω
Duty cycle D 80%
Ck =
D2(2 + (n − 2)D)




1 + (n − 3)D − (n − 2)D2
]
8 f 2s ΔVCoL2(1 − D)
Vin (47)
For sizing the inductors, the maximum current ripple is assumed
to be 30%. Thus, based on Equations (43) and (45), the allowed
ranges for the inductor sizes are L1 ≥ 190 𝜇H and L2 ≥
1.5 mH . Under these conditions, their sizes are considered
asL1 = 200 𝜇H andL2 = 1.5 mH . Besides, based on Equations
(46) and (47) and by considering ΔVC ≤ 10%, the sizes of
SCs and filtering capacitor are selected as Ck = 5𝜇F and Co =
1𝜇F , respectively. The parameters used for this experiment are
given in Table 7.
The results of the first experiment of the proposed SC
Zeta-based converter are presented in Figure 17. Two switch-
ing pulses (VGT and VGS) are employed to control the power
switches. The DC input voltage (Vin) is equal to 25 V. As clearly
seen, the proposed converter can successfully charge the SCs
(C1 and C2) to the desired voltage (VC1=VC2 =99.5 V), with
the desired output voltage (VO =198V). In this figure, the volt-
ages across all of the switches (VS1, VT1, and VT2) and the
diodes (VD1, VD2, VD3, and VD4) are presented. The maximum
voltage stress on the switches T1, T2, and S1 are respectively
equal to 130, 104, and 104 V. The voltages across the diodes D1
and D3 are similar to each other (VD1=VD3). Note that among
the diodes, the maximum and minimum voltage stress respec-
tively belong to the diodes D2 and D4. Based on the results, all
the switching devices follow the switching pattern defined for
them. Additionally, the first and second inductors currents (IL1
and IL2) are shown in Figure 17.
In the second experiment of this converter, 100 and 355.6 V
are considered as the input and output voltages, giving the volt-
age gain of 3.56. Based on Equation (15), the duty-cycle is calcu-
lated as 64%. For sizing the passive components, the maximum
ripples of their voltages and currents are assumed to be similar
to the first experiment. Thus, based on Equations (44)–(47), the
allowed ranges for the components are obtained as L1 ≥ 1 mH
FIGURE 17 Experimental results of the proposed SC Zeta-based
converter for D = 80%
and L2 ≥ 4 mH , Ck ≥ 2.1𝜇F andCo ≥ 0.4𝜇F . The parameters
used for this experiment are given in Table 8.
The results of the second experiment of the proposed SC
Zeta-based converter are presented in Figure 18. As seen,
two switching pulses (VGT and VGS) employed to control the
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TABLE 8 Specifications of the second experiment of proposed Zeta
converter
Parameters Symbol Values
Input voltage Vin 100 V
Output voltage Vout 355.6 V
Output power Pout 503 W
Switched capacitors C1,2 5𝜇F
Filtering capacitor CO 1𝜇F
First inductor L1 1 mH
Second inductor L2 4 mH
Load R 251Ω
Duty cycle D 64%
switches are presented. Also, the input voltage (Vin = 100 V) is
shown. As evidently seen, the SCs are charged to a favourable
value (about 177 V), and the desired output voltage is gener-
ated successfully (VO =353.5 V). As seen in this figure, the volt-
ages waveform of all switches and the diodes are also presented.
As seen, the maximum voltage stress on the switches T2 and S1
and the diode D4 are approximately similar (|189 V|). Also, the
diodes D1 and D3 have similar voltage waveform (VD1 = VD3).
Besides, the diode D2 has the highest voltage stress among the
diodes.
Based on the results, all of the switching devices properly fol-
low the switching pattern defined for them. Additionally, the
currents of inductors (IL1 and IL2) are presented in this figure.
Clearly, these current waveforms are desirable.
Consequently, the experimental results are completely in
agreement with the analysis, validating the desirable perfor-
mances of the proposed converter topologies.
In this step, the performance of the proposed Zeta-based
converter with and without a closed-loop control system is stud-
ied while the input voltage experiences a step change from 90 to
75 V. The closed-loop control system used in this experiment is
the one that is shown in Figure 15. As already explained, this
controller enables the converter to generate a fixed voltage at
its output despite any changes in the input voltage. The param-
eters employed in this experiment are given in Table 7. The
initial duty-cycle for the following experiments is considered
as 0.69.
In Figure 19, the experimental results of the proposed SC
Zeta-based converter with and without the feed-back controller
are presented under the given step-change in the input voltage.
In Figure 19(b), the experimental results of the converter with
the open-loop controller are shown where after applying the
step change, that is, changing the input voltage from 90 to 75 V
presented in Figure 19(a), the output voltage is decreased from
399 to 332 V. Moreover, the voltage of the capacitor C1 is also
shown in this figure. As seen, this SC’s voltage is 199 and 165 V
before and after the step change, respectively. It is evident that
the converter with an open-loop controller has a desirable and
stable performance.
FIGURE 18 Experimental results of the proposed SC Zeta-based
converter for D = 64%
In Figure 19(c), the experimental results of this converter are
presented under the step change while it is equipped with the
closed-loop controller shown in Figure 15. As seen, the con-
verter can generate a constant output voltage (about 399 V)
without losing its stability. The voltages across the SC (C1) is
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FIGURE 19 Experimental results of the proposed SC Zeta converter
with step change in input voltage (a) input voltage (b) the results with
open-loop control system (c) the results with close-loop control system
also desirable since it has a constant value (about 200 V) before
and after applying the step change. Consequently, the proposed
SC Zeta-based converter with and without the closed-loop con-
trol system has a desirable dynamic performance since it main-
tains stable operation and provides the desired output voltage
successfully under the defined step change.
In summary, the proposed hybrid and non-hybrid SC Zeta-
and Cuk-based converters have desirable performances based
on the presented experimental results. This means that the pro-
posed converter topologies can be widely used in modern indus-
trial applications.
5 CONCLUSION
This article proposes new step-up and step-up/down DC–DC
converters with several advantages compared to other con-
verter structures. Based on the results, the proposed topolo-
gies can provide very higher voltage gains by employing lower
and non-extreme duty-cycles. Also, they impose lower voltage
stress on their components like switches and SCs. The pro-
posed converters can provide these benefits by employing a
fewer or similar number of components, making them more
cost-, size- and weight-effective in comparison with previously
introduced converters, especially the conventional ones. More-
over, the desirable performances of the proposed converters
are proved by comprehensive experimental results. Thus, among
the compared structures, the proposed structures are the supe-
rior choices for industrial applications that need high voltage
gains. It should be noted that, based on the experimental results,
the proposed converters have desirable dynamic performances
since they can maintain their stability even under applying a
step-change in input voltage.
It is worth mentioning that the proposed converter family
includes two Cuk-based SC converters and two Zeta-based SC
converters. If an application only needs the step up capability,
the proposed Cuk-based ones, which are step up converters, are
the best options. In contrast, in applications requiring high volt-
age gain along with both step-up and step-down capabilities, the
proposed Zeta-based converters can be used. To avoid extreme
duty-cycles and high voltage stresses on the components, the
conventional converters need to be cascaded to achieve high
voltage gains, which in turn causes some serious problems such
as reduced efficiency and increased number of components.
Thus, the proposed converters are better options for such appli-
cations due to their modular structures.
Note that the source-load grounds are different in the pro-
posed topologies. Having a common-grounded structure is a
merit for the converters used in some special applications such
as PV systems. Please note that for some applications, this fea-
ture, that is, being common-ground, is a merit; but it is not
required for all applications. For instance, since in the PV pan-
els, there are leakage currents causing current harmonics, using
a common-ground converter can eliminate these harmonics. In
the proposed topologies, this problem can be also solved by
other solutions such as considering this problem in designing
the control system and also filters.
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